SCES347C - JANUARY 2001 - REVISED JANUARY 2002

 Member of the Texas Instruments Widebus™ Family 	DGG OR DGV (TOP VI	
 UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for 	OEAB	56 CEAB
Operation in Transparent, Latched, Clocked, and Clock-Enabled Mode		54 B1 53 GND
 TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes 	A2 [5 A3 [6	52 B2 51 B3
 OECTM Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference 	V _{CC} [7 A4 [8	50 BIAS V _{CC} 49 B4
 Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels 	A5 🛛 9 A6 🖸 10	48] B5 47] B6
 GTLP Buffered CLKAB Signal (CLKOUT) LVTTL Interfaces Are 5-V Tolerant 	GND 11 A7 12	46 GND 45 B7
 Medium-Drive GTLP Outputs (50 mA) LVTTL Outputs (-24 mA/24 mA) 	A8 [] 13 A9 [] 14 A10 [] 15	44 B8 43 B9 42 B10
 GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal 	A11 [16 A12 [17	41 B11 40 B12
 Integrity in Distributed Loads I_{off}, Power-Up 3-State, and BIAS V_{CC} 	GND [18 A13 [19	39 GND 38 B13
 Bus Hold on A-Port Data Inputs 	A14 🛛 20 A15 🖸 21	37] B14 36] B15
 Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise 	V _{CC} [22 A16 [23	35 V _{REF} 34 B16
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	A17 24 GND 25 CLKIN 26	33 B17 32 GND 31 CLKOUT
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 	OEBA [27 LEBA [28	30 CLKBA 29 CEBA

- 1000-V Charged-Device Model (C101)

description

The SN74GTLPH16916 is a medium-drive, 17-bit UBTTM transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of data transfer. Additionally, it provides for a copy of CLKAB at GTLP signal levels (CLKOUT) and conversion of a GTLP clock to LVTTL logic levels (CLKIN). The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OECTM circuitry, and TI-OPCTM circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, UBT, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SCES347C - JANUARY 2001 - REVISED JANUARY 2002

description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16916 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) or GTLP (V_{TT} = 1.5 V and $V_{RFF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{RFF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using Ioff, power-up 3-state, and BIAS V_{CC}. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLPH16916GR	GTLPH16916	
	TVSOP – DGV	Tape and reel	SN74GTLPH16916VR	GL916	

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



functional description

The SN74GTLPH16916 is a medium-drive (50 mA), 17-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825
Latched transceiver	'543			'16543	'16472
Latch	'373, '573	'843	'841	'16373	'16843
Registered transceiver	'646, '652			'16646, '16652	'16474
Flip-flop	'374, '574		'821	'16374	
Standard UBT					'16500, '16501
Universal bus driver					'16835
Registered transceiver with clock enable	'2952			'16470, '16952	
Flip-flop with clock enable	'377	'823			'16823
Standard UBT with clock enable					'16600, '16601
SN74GTLPH	116916 UBT transce	eiver replac	ces all abo	ve functions	

Table 1. SN74GTLPH16916 UBT[™] Transceiver Replacement Functions

Additionally, the SN74GTLPH16916 allows for transparent conversion of CLKAB-to-GTLP signal levels (CLKOUT) and CLKOUT-to-LVTTL logic levels (CLKIN).

Data flow in each direction is controlled by clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (OEAB and OEBA). CEAB and CEBA enable all 17 bits, and OEAB and OEBA control the 17 bits of data and the CLKOUT/CLKIN buffered clock path for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow when CEAB is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if CEAB and LEAB are low, the A data is latched regardless of the state of CLKAB (high or low) and, if LEAB is high, the device is in transparent mode. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to A to B, except CEBA, OEBA, LEBA, and CLKBA are used.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

Function Tables

	INPUTS					NODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Х	Z	Isolation
L	L	L	Н	Х	в ₀ ‡ в ₀ §	Latched storage of A data
L	L	L	L	Х	в ₀ §	Laterieu storage of A data
Х	L	Н	Х	L	L	
X	L	Н	Х	Н	н	True transparent
L	L	L	\uparrow	L	L	Clocked storage of A date
L	L	L	\uparrow	Н	н	Clocked storage of A data
н	L	L	Х	Х	в ₀ §	Clock inhibit

OUTPUT ENABLE[†]

[†] A-to-B data flow is shown. B-to-A data flow is similar, but uses CEBA, OEBA, LEBA, and CLKBA. The condition when OEAB and OEBA are both low at the same time is not recommended.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established

	IN	PUTS		OPERATION OR	NODE
CE	LE	OEAB	OEBA	FUNCTION	MODE
Х	Х	Н	Н	Z	Isolation
Х	Х	L	Н	CLKAB to CLKOUT	True delayed clock signal
Х	Х	Н	L	CLKOUT to CLKIN	The delayed clock signal
х	Х	L	L	CLKAB to CLKOUT, CLKOUT to CLKIN	True delayed clock signal with feedback path¶


BUFFERED CLOCK

¶ This condition is not recommended.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

logic diagram (positive logic)





SCES347C – JANUARY 2001 – REVISED JANUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} and BIAS V _{CC} Input voltage range, V _I (see Note 1): A port and control inputs B port and V _{REF} Voltage range applied to any output in the high-impedance or power-off state, V _O	–0.5 V to 7 V
(see Note 1): A port	
B port	–0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	48 mA
B port	100 mA
Current into any A port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ_{IA} (see Note 3): DGG package	
DGV package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT	
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V	
\/	Termination voltage	GTL	1.14	1.2	1.26	v	
VTT	Termination voltage	GTLP	1.35	1.5	1.65		
V	Deference veltage	GTL	0.74	0.8	0.87	v	
VREF	Reference voltage	GTLP	0.87	1	1.1	v	
	In the second	B port			VTT	v	
VI	Input voltage	Except B port		VCC	5.5	v	
Maria	High-level input voltage	B port	V _{REF} +0.05			V	
VIH		Except B port	2			V	
Ma		B port			VREF-0.05	V	
VIL	Low-level input voltage	Except B port			0.8	V	
ΙK	Input clamp current				-18	mA	
ЮН	High-level output current	A port			-24	mA	
		A port			24		
IOL	Low-level output current	B port			50	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate	- -	20			μs/V	
T _A	Operating free-air temperature		-40		85	°C	

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.

6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

 VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current drain.



SCES347C – JANUARY 2001 – REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP†	МАХ	UNIT
VIK		V _{CC} = 3.15 V,	lj = -18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = –100 μA	V _{CC} -0.2			v
Vон	A port		I _{OH} = -12 mA	2.4			
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2			
		V _{CC} = 3.15 V to 3.45 V,	I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4	
		VCC = 3.13 V	I _{OL} = 24 mA			0.5	
VOL		V _{CC} = 3.15 V to 3.45 V,	l _{OL} = 100 μA			0.2	V
	B port		I _{OL} = 10 mA			0.2	
		V _{CC} = 3.15 V	I _{OL} = 40 mA			0.4	
			I _{OL} = 50 mA			0.55	
	A-port and		$V_I = 0 \text{ or } V_{CC}$			±10	μΑ
ı _l ‡	control inputs	V _{CC} = 3.45 V	V _I = 5.5 V			±20	
	B port		V _I = 0 to 1.5 V			±10	
IBHL§	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μA
I _{BHH} ¶	A port	V _{CC} = 3.15 V,	V _I = 2 V	-75			μA
IBHLO [#]	A port	V _{CC} = 3.45 V,	$V_{I} = 0$ to V_{CC}	500			μA
^І внно	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μA
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			50	
ICC	A or B port	V_{I} (A port or control input) = V_{CC} or GND,	Outputs low			50	mA
		VI (B port) = VTT or GND	Outputs disabled			50	
ΔICC☆		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GN				1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4	5.5	pF
<u>C</u> .	A port	V _O = 3.15 V or 0			7	8.5	~~
Cio	B port or CLKOUT	V _O = 1.5 V or 0			8.5	9.5	pF
Co	CLKIN	V _O = 3.15 V or 0			6	6.5	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡] For I/O ports, the parameter I₁ includes the off-state output leakage current.

§ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to V_{CC} and then lowering it to VIHmin.

An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

* This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MAX	UNIT
loff	V _{CC} = 0,	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 5.5 V		10	μA
IOZPU	$V_{CC} = 0$ to 1.5 V,	$V_{O} = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μA
IOZPD	$V_{CC} = 1.5 V \text{ to } 0,$	V_{O} = 0.5 V to 3 V,	$\overline{OE} = 0$		±30	μΑ



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		MIN	MAX	UNIT		
loff	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 1.5 V		10	μA
IOZPU	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 V$ to 1.5 V, $\overline{OE} = 0$		±30	μA
IOZPD	V _{CC} = 1.5 V to 0,	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 V$ to 1.5 V, $\overline{OE} = 0$		±30	μA
	$V_{CC} = 0$ to 3.15 V		V_O (B port) = 0 to 1.5 V		5	mA
ICC (BIAS VCC)	V _{CC} = 3.15 V to 3.45 V	BIAS V _{CC} = 3.15 V to 3.45 V,			10	μΑ
VO	$V_{CC} = 0,$	BIAS V _{CC} = 3.3 V,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0,$	BIAS V _{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μΑ

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (unless otherwise noted)

				MIN	MAX	UNIT
fclock	Clock frequency	CLKAB to B or CLKBA to A			175	MHz
+	Pulse duration	LEAB or LEBA high		2.8		ns
tw		CLKAB to B or CLKBA to A	High or low	2.8		115
		A before CLKAB↑		1.8		
		B before CLKBA↑		1.5		
	Satur time	A before LEAB \downarrow		1		
t _{su}	Setup time	B before LEBA \downarrow	2		ns	
		CEAB before CLKAB↑		1.5		
		CEBA before CLKBA↑		1.4		
		A after CLKAB↑		0.3		
		B after CLKBA↑		0.4		
	Hold time	A after LEAB↓		1.1		
th	Hold time	B after LEBA \downarrow		0.4		ns
		CEAB after CLKAB↑		1		
		CEBA after CLKBA↑		1		



SCES347C – JANUARY 2001 – REVISED JANUARY 2002

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)


• • • •		· • ·				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр† мах	UNIT	
f _{max}	CLKAB or CLKBA	B or A	175		MHz	
^t PLH	А	В	2.1	6		
^t PHL	A	D	2.1	6	ns	
^t PLH	LEAB	В	2.2	6.3	ns	
^t PHL	LEAD	D	2.2	6.3	115	
^t PLH	CLKAB	В	2.2	2.2 6.3		
^t PHL	ULNAD	В	2.2	6.3	ns	
^t PLH	CLKAB	CLKOUT	3.2	8	ns	
^t PHL	OLIVAD	GEROOT	3.2	8	115	
^t en	OEAB	B or CLKOUT	2.6	6.5	ns	
^t dis		B OF CEROOT	2.6	6.1	115	
t _r	Rise time, B outpu	uts (20% to 80%)		2.4		
tf	Fall time, B outpu	ts (80% to 20%)		2	ns	
^t PLH	В	А	1.8	5.8	ns	
^t PHL	В	A	1.8	5.8	115	
^t PLH	LEBA	А	1.7	5.3		
^t PHL	LEBA	A	1.7	5.3	ns	
^t PLH	CLKBA	٨	1.8	5.7	20	
^t PHL	CERBA	A	1.8	5.7	ns	
^t PLH	CLKOUT	CLKIN	2.5	6.5		
^t PHL			2.5	6.5	ns	
ten	OEBA	A or CLKIN	1.5	6.2		
^t dis	ULBA	A OI CENIN	1.5	5.9	ns	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_f \approx 2 ns, t_f \approx 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCES347C – JANUARY 2001 – REVISED JANUARY 2002

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane




Figure 3. Medium-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air	
temperature, V _{TT} = 1.5 V and V _{REF} = 1 V for GTLP (see Figure 3)	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	түр†	UNIT
^t PLH	A	В	4.5	-
^t PHL		D	4.5	ns
^t PLH	LEAB	В	4.7	ns
^t PHL	LEAD	d	4.7	115
^t PLH	CLKAB	В	4.7	-
^t PHL		D	4.7	ns
^t PLH	CLKAB	CLKOUT	6	-
^t PHL		CEROOT	6	ns
^t en	OEAB	B or CLKOUT	4.8	
^t dis		BOICEROUT	4.4	ns
tr	Rise time, B outputs (20% to 80%)			ns
t _f	Fall time, B outputs (80% to 20%)			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.




MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated